



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/757,388	01/15/2004	Takeshi Kobayashi	61282-055	4950

7590 01/29/2007  
McDERMOTT, WILL & EMERY  
600 13th Street, N.W.  
Washington, DC 20005-3096

EXAMINER
----------

NGUYEN, DILINH P

ART UNIT	PAPER NUMBER
----------	--------------

2814

SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE
3 MONTHS	01/29/2007	PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

**Office Action Summary**

Application No.

10/757,388

Applicant(s)

KOBAYASHI ET AL.

Examiner

DiLinh Nguyen

Art Unit

2814

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 06 November 2006.
- 2a) ☐ This action is **FINAL**. 2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 1-3, 5, 19, 20 and 32 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-3, 5, 19, 20 and 32 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some \* c) ☐ None of:
1. ☒ Certified copies of the priority documents have been received.
2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).
- \* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftsperson's Patent Drawing Review (PTO-948)
- 3) ☒ Information Disclosure Statement(s) (PTO/SB/08)  
Paper No(s)/Mail Date 11/6/06, 10/27/05
- 4) ☐ Interview Summary (PTO-413)  
Paper No(s)/Mail Date. \_\_\_\_\_
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: \_\_\_\_\_

**DETAILED ACTION**

***Claim Rejections - 35 USC § 102***

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

2. Claims 1, 19-20 and 32 are rejected under 35 U.S.C. 102(b) as being anticipated by Yoneda et al. (U.S. Pat. 6072239).

- Regarding claim 1, Yoneda et al. disclose a lead frame comprising:
  - a lead frame body 121 comprising a sheet-shaped body made of metal [Cu] (fig. 76, column 20, lines 42-44);
  - a groove portion 158 (fig. 76) for forming a lead which is formed by a predetermined depth in a lead forming region on a surface of the lead frame body; and
  - a lead 155 and 171 (fig. 79), wherein the lead 171 having a portion which protrudes from the groove portion laterally onto the surface of the lead frame body 121, the lead completely filling the groove portion and being made of material different (column 16, lines 19-22) from material of the lead frame body 121 (fig. 79).
- Regarding claim 19, Yoneda et al. disclose a semiconductor device comprising:
  - a semiconductor chip 111;

Art Unit: 2814

a multi-layer lead 113 connected to the semiconductor chip and having a first conductor layer 113C;

a piece of sealing resin 112; wherein a portion of the reverse face of the multi-layer lead protrudes from a principal plane of the piece of sealing resin 112, the first conductor layer 113C covering an entire surface of the portion and including a part within an enclosed groove of the piece of sealing resin 112 (fig. 50).

- Regarding claim 20, Yoneda et al. disclose that the multi-layer lead 113 further including: a second conductor layer laminated inside the first conductor layer 113C; and a third conductor layer formed inside the second conductor layer (fig. 50).
- Regarding claim 32, Yoneda et al. disclose that a surface of the first conductor layer 113C facing away from the semiconductor chip 111 is uncovered (fig. 59).

***Claim Rejections - 35 USC § 103***

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 2-3 and 5 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yoneda et al. (U.S. Pat. 6072239) in view of Ooyama et al. (U.S. Pat. 6191494).

Yoneda et al. substantially disclose all the limitations of the claimed invention except for the lead including a third conductor layer.

However, Ooyama et al. disclose a lead frame comprising:

a first conductor layer 28a-2 formed in the groove portion; a second conductor layer 28b-1 formed on the first conductor layer; and a third conductor layer 28b-2 formed on the second conductor layer; wherein the first conductor layer is assembled to an assembling member, and the third conductor layer 28b-2 is assembled to a bonding pad of a semiconductor chip (fig. 6). Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the device of Yoneda et al. by having a third conductor layer as taught by Ooyama et al., such the third conductor layer would provide a highly integrated semiconductor device and increase the electrical connection for the semiconductor package.

- Regarding claim 3, Yoneda et al. disclose that wherein the first conductor layer 155 covers an entire inner wall of the groove portion (fig. 76).
- Regarding claim 3, Ooyama et al. disclose that wherein the first conductor layer 28a-2 covers an entire inner wall of the groove portion (fig. 6).
- Regarding claim 5, Ooyama et al. disclose that the lead includes a barrier layer [Au layer 28a-1] for suppressing a reaction between the lead frame body and the first conductor layer, the barrier layer being provided between the first conductor layer and the groove portion (figs. 5G and 6).

### ***Conclusion***


Any inquiry concerning this communication or earlier communications from the examiner should be directed to DiLinh Nguyen whose telephone number is (571) 272-1712. The examiner can normally be reached on 8:00AM - 6:00PM (M-F).

Art Unit: 2814

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (571) 272-1705. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

DLN



HOAI PHAM  
PRIMARY EXAMINER